NTMS7N03R2
POWER MOSFET SWITCHING
Switching behavior is most easily modeled and predicted
by recognizing that the power MOSFET is charge
controlled. The lengths of various switching intervals ( D t)
are determined by how fast the FET input capacitance can
be charged by current from the generator.
The published capacitance data is difficult to use for
calculating rise and fall because drain?gate capacitance
varies greatly with applied voltage. Accordingly, gate
charge data is used. In most cases, a satisfactory estimate of
average input current (I G(AV) ) can be made from a
rudimentary analysis of the drive circuit so that
t = Q/I G(AV)
During the rise and fall time interval when switching a
resistive load, V GS remains virtually constant at a level
known as the plateau voltage, V SGP . Therefore, rise and fall
times may be approximated by the following:
t r = Q 2 x R G /(V GG ? V GSP )
t f = Q 2 x R G /V GSP
where
V GG = the gate drive voltage, which varies from zero to V GG
R G = the gate drive resistance
and Q 2 and V GSP are read from the gate charge curve.
During the turn?on and turn?off delay times, gate current is
not constant. The simplest calculation uses appropriate
values from the capacitance curves in a standard equation for
voltage change in an RC network. The equations are:
t d(on) = R G C iss In [V GG /(V GG ? V GSP )]
t d(off) = R G C iss In (V GG /V GSP )
The capacitance (C iss ) is read from the capacitance curve at
a voltage corresponding to the off?state condition when
calculating t d(on) and is read at a voltage corresponding to the
on?state when calculating t d(off) .
At high switching speeds, parasitic circuit elements
complicate the analysis. The inductance of the MOSFET
source lead, inside the package and in the circuit wiring
which is common to both the drain and gate current paths,
produces a voltage at the source which reduces the gate drive
current. The voltage is determined by Ldi/dt, but since di/dt
is a function of drain current, the mathematical solution is
complex. The MOSFET output capacitance also
complicates the mathematics. And finally, MOSFETs have
finite internal gate resistance which effectively adds to the
resistance of the driving source, but the internal resistance
is difficult to measure and, consequently, is not specified.
The resistive switching time variation versus gate
resistance (Figure 9) shows how typical switching
performance is affected by the parasitic circuit elements. If
the parasitics were not present, the slope of the curves would
maintain a value of unity regardless of the switching speed.
The circuit used to obtain the data is constructed to minimize
common inductance in the drain and gate circuit loops and
is believed readily achievable with board mounted
components. Most power electronic loads are inductive; the
data in the figure is taken with a resistive load, which
approximates an optimally snubbed inductive load. Power
MOSFETs may be safely operated into an inductive load;
however, snubbing reduces switching losses.
2800
2400
V DS = 0 V
C iss
V GS = 0 V
T J = 25 ° C
2000
1600
1200
800
400
0
C rss
C rss
C iss
C oss
10
5
0
5
10
15
20
V GS
V DS
GATE?TO?SOURCE OR DRAIN?TO?SOURCE VOLTAGE (VOLTS)
Figure 7. Capacitance Variation
http://onsemi.com
5
相关PDF资料
NTMSD2P102LR2G MOSFET P-CH 20V 2.3A 8-SOIC
NTMSD3P102R2G MOSFET P-CH 20V 2.34A 8-SOIC
NTMSD3P303R2G MOSFET P-CH 30V 2.34A 8-SOIC
NTMSD6N303R2G MOSFET N-CH 30V 6A 8-SOIC
NTNUS3171PZT5G MOSFET P-CH 20V 200MA SOT-1123
NTP125N02RG MOSFET N-CH 24V 15.9A TO220AB
NTP18N06G MOSFET N-CH 60V 15A TO220AB
NTP18N06LG MOSFET N-CH 60V 15A TO220AB
相关代理商/技术参数
NTMS7N03R2_05 制造商:ONSEMI 制造商全称:ON Semiconductor 功能描述:Power MOSFET 7 Amps, 30 Volts
NTMS7N03R2G 功能描述:MOSFET 30V 7A N-Channel RoHS:否 制造商:STMicroelectronics 晶体管极性:N-Channel 汲极/源极击穿电压:650 V 闸/源击穿电压:25 V 漏极连续电流:130 A 电阻汲极/源极 RDS(导通):0.014 Ohms 配置:Single 最大工作温度: 安装风格:Through Hole 封装 / 箱体:Max247 封装:Tube
NTMSD2P102LR2 功能描述:MOSFET 20V 3A P-Channel RoHS:否 制造商:STMicroelectronics 晶体管极性:N-Channel 汲极/源极击穿电压:650 V 闸/源击穿电压:25 V 漏极连续电流:130 A 电阻汲极/源极 RDS(导通):0.014 Ohms 配置:Single 最大工作温度: 安装风格:Through Hole 封装 / 箱体:Max247 封装:Tube
NTMSD2P102LR2/D 制造商:未知厂家 制造商全称:未知厂家 功能描述:FETKY?
NTMSD2P102LR2_06 制造商:ONSEMI 制造商全称:ON Semiconductor 功能描述:NTMSD2P102LR2
NTMSD2P102LR2G 功能描述:MOSFET 20V 3A P-Channel RoHS:否 制造商:STMicroelectronics 晶体管极性:N-Channel 汲极/源极击穿电压:650 V 闸/源击穿电压:25 V 漏极连续电流:130 A 电阻汲极/源极 RDS(导通):0.014 Ohms 配置:Single 最大工作温度: 安装风格:Through Hole 封装 / 箱体:Max247 封装:Tube
NTMSD2P102R2 功能描述:MOSFET P-CH 20V 2.3A 8-SOIC RoHS:否 类别:分离式半导体产品 >> FET - 单 系列:- 标准包装:1,000 系列:MESH OVERLAY™ FET 型:MOSFET N 通道,金属氧化物 FET 特点:逻辑电平门 漏极至源极电压(Vdss):200V 电流 - 连续漏极(Id) @ 25° C:18A 开态Rds(最大)@ Id, Vgs @ 25° C:180 毫欧 @ 9A,10V Id 时的 Vgs(th)(最大):4V @ 250µA 闸电荷(Qg) @ Vgs:72nC @ 10V 输入电容 (Ciss) @ Vds:1560pF @ 25V 功率 - 最大:40W 安装类型:通孔 封装/外壳:TO-220-3 整包 供应商设备封装:TO-220FP 包装:管件
NTMSD2P102R2SG 功能描述:MOSFET FETKY 20V.150R LL TR RoHS:否 制造商:STMicroelectronics 晶体管极性:N-Channel 汲极/源极击穿电压:650 V 闸/源击穿电压:25 V 漏极连续电流:130 A 电阻汲极/源极 RDS(导通):0.014 Ohms 配置:Single 最大工作温度: 安装风格:Through Hole 封装 / 箱体:Max247 封装:Tube